On-chip debug (OCD) interfaces can provide chip-level control of a target device and are a primary vector used by engineers, researchers, and hackers to extract program code or data, modify memory contents or affect device operation on the fly. Depending on the complexity of the target device, manually locating available OCD connections can be a difficult and time-consuming task, sometimes requiring physical destruction or modification of the device. JTAGulator is an open-source hardware tool that assists in identifying OCD connections from test points, vias, or component pads on a target device. Features: Discover on-chip debug interfaces Simple logic analyzer Propeller development board Package Includes: 1 x JTAGulator with JTAG Exploitation Learning kit
Specifications
| Adjustable target voltage | 1.2 V to 3.3 V |
|---|
| Supported target interfaces (as of firmware v1.1) | JTAG/IEEE 1149.1, UART/asynchronous serial |
|---|
| Item Type: | Kit |
|---|
| Input Voltage (V): | 1.2~3.3 |
|---|
| No. of I/O pins | 24 |
|---|
| Length (mm): | 150 |
|---|
| Width (mm): | 55 |
|---|
| Weight (g): | 48 |
|---|
| Shipping Weight | 0.232 kg |
|---|
| Shipping Dimensions | 20.5 × 15 × 5 cm |
|---|
For official government agricultural guidelines, scheme updates, and research initiatives, please visit the National Agriculture Portal. Click here →